Abstract-A new charge-coupled circuit for creating a charge p;; (ket equal to the difference of two input charge packets is analyzed. 'The circuit features inherent linearity through the use of quasi-three-dinensional charge-coupling, and can be iiplemented in a compact way. Depending upon the areal ratio of the circuit's primary electrodes, va:iious fiied gains in the transfer characteristic may be obtained. The ciignal charges are transferred to the circuit through remote and possibly tn~ul-tiple floating diffusion collectors which may also function as sum!nling nodes. Multiple copies of the output charge packet may be regenelated without refreshing the circuit input. A large geometry prototype device has been fabricated and characterized. The device demonstrates the operation of the circuit and fea :\Ires less than -40-dB linearity distortion over a dynamic range whici1 exceeds 70 dB. Improved performance is expected in smaller geonIs:try devices. C I. INTRODUCTION HARGE-COUPLED devices (CCD's) have been used for analog signal processing almost since their inception In the majority of the applications, the charge transfer motie: of charge coupling is utilized for signal delay or for signal leadout multiplexing. In more recent applications, the s p a l charge is manipulated t o effect preprocessing of informa jon. Arithmetic operations typically performed on the c l erge packet include summation with other charge packets, dynamic splitting into sub-packets, and differencing.
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Although charge packet summation is relatively straighl forward to implement in a CCD, charge packet differencini: has been more difficult. In the latter case, it is desired to c~a t e a charge packet equal in magnitude to the difference in two input charge packets. To obtain linearity and balance, the differencing operation is often implemented through an a;tive analog differential amplifier circuit which is costly in t e r m of real estate consumption and power. The input signal chlarges are sensed either by floating diffusion or floating gate n:~a:ans and transduced into a pair of voltages. These voltages are then used in the active differential circuit to produce an o.lu:put voltage proportional to the difference of the two input charge packets. This voltage may then be used to generate a dlarge packet of the desired magnitude. For more computationally intensive circuitry, such as that which might be employed in a focal plane imaging device for image preprocessing, a premium is placed on computing accuracy and real estate consumption. For these applications, the approach described above for charge packet differencing is cumbersome and undesirable.
In this work, a circuit which utilizes vertical charge-coupling between the electrodes and semiconductor surface in addition to the usual lateral charge-coupling (hence the term quasithree-dimensional) performs the differencing operation. The input charge packets are coupled to precharged electrodes through a gate charge subtraction cycle. Using the charge on the electrodes, an output charge packet is formed through surface potential equilibration, though not in the electrode voltage mode normally associated with this charge setting
THEORY OF OPERATION
The operation of the charge packet differencing circuit is schematically illustrated in The primary electrodes are also connected to two p+ diffusions which act as collectors for the signal charge input. Also illustrated are two charge packets &A and aB which are retained in storage wells for future input into the differencer circuit.
In the discussion below, it is assumed that the MOS capacitors are nearly ideal and that the primary electrodes are of equal area. In addition, it is assumed that the oxide thicknesses are equal as well as the' semiconductor doping profiles. For this pchannel implementation, all the applied biases are negative.
In Fig. l(a) , the primary electrodes are precharged to voltage Vo by momentarily pulsing the precharge MOSFET's on through Vpcs. Following the precharge phase, the potential on the two primary electrodes remains at VO as long as the negative gate charge does not leak away through the reverse biased p-n junctions. The application of the negative electrode charge results in the formation of two deeply depleted MOS potential wells. In Fig. l(a) , the input transfer gate bias V, , is also set equal to Vo so that with the input diode reverse biased by VD 2 , any charge thermally generated under the primary electrodes is collected by the input diode. The major purpose of the input transfer gate is t o avoid an overlap capacitance of the input diode and a primary electrode. In Fig. l(b) , the two input charge packets are collected by the floating diffusions when transfer gates VXA and V x B are pulsed. The positive minority-carrier signal charge collected by the floating diffusions results in a partial discharge or subtraction of the negative charge on the primary electrodes. The change in electrode charge is accompanied by an equal but opposite change in deeply depleted semiconductor space charge, which may also be viewed as a change in potential well depth as shown in the figure. Note that if the initial gate charge is sufficient, multiple gate charge subtraction cycles may be effected so that the primary electrodes function as summing nodes. Alternatively, the gate charge may be subtracted as an integrated discharge current, perhaps provided by an illuminated photodiode. Note also that the "wire" which connects the collector diffusions to the primary electrodes may pass through a MOSFET channel without significantly changing the discharge process, though care must be taken if this channel is clamped off t o avoid channel charge feedthrough to the differencer circuit.
In Fig. l(c) , the input diode has bean momentarily pulsed to near substrate potential so as t o forward bias the diode with respect to the adjacent surface and consequently inject minority carriers into the potential wells under the differencer electrodes. When the input diode is returned to a reverse biased condition, some of the surface charge spills out and is collected by the diode, with the exception of charge which is trapped under electrode B due to the shallower potential well under electrode A. This fill and spill process is wholly analogous to surface potential equilibration method of setting CCD charge, except that the potential well depth under electrode B changes as the spill process proceeds. The charge trapped under electrode B is determined by the difference in input signal charges and the areal ratios of the primary electrodes.
The captured output charge packet may be transferred from the differencer circuit through the use of the output transfer gate. Once Qo has been transferred out, the fill and spill process may be repeated to create a second output charge packet equal to the first. If subsequent output charge packets are summed, then the device can be used as a time domain integer multiplier. For example, such a feature is useful for charge packet doubling. Note that if the circuit is constructed with the B input left out, the circuit acts as charge packet replicator and can be used as charge packet "copying machine."
The transfer characteristic of the differencer circuit is now calculated including the effects of stray capacitance, unequal primary electrode areas and fiied oxide charge. The lumped stray capacitance arises from the floating collector diffusion capacitance, the precharge MOSFET source diffusion capacitance, wiring capacitance, and other miscellaneous effects. Electrode areal ratios other than unity are useful for implementing fixed gain or attenuation. It will be seen that fixed oxide charge has a null effect if it is the same under each electrode.
Following the precharge cycle, the A and B primary elec- where A A and A B are the areas of electrodes A and B.
Substituting (1) into (2) and using (3) yields
where
and
where it has been assumed that QOXA IAA = QOXB/AB and that during the precharge phase both potential wells urtler the primary electrodes are equally deep depleted so .Ihat
The change in stray capacitance charge can be related to the change in effective differencer electrode voltage thro lgh the differential stray capacitances CSCA and CSCB such thal (S'b)
In the special case that 01 is unity and the differential s1,ray capacitances are equal
)
Finally, recognizing that
such that E , is the permittivity of free space, E,, is the rela :ive dielectric constant of the oxide, and do, is the oxide th.ckness, (4) becomes
where asc is the stray capacitance attenuation factor cf a unity gain differencer equal to (1 + Csc/COX)-l. The efl'ect of stray capacitance is to attenutite the output charge pacl:et. To minimize this effect, the stray capacitance should be smaller than the oxide capacitance of the primary e1ectrof;las. Note that if QSA is less than QSB, there is no output charge packet captured.
In the absence of appreciable stray capacitance, the difkrencer may be configured with a fixed non-unity gain as described by (4) with AQo = 0. For example, with the A to B electrode area ratio set to 2, and no charge subtracted from the'B electrode, the output of the circuit is a charge packet equal to half the value of the input charge packet.
It is interesting to note that leakage of charge from the primary electrodes has little effect on the transfer characteristic of a unity-gain configured differencer if the leakage rate from each electrode is equal. This is due to the output charge packet being related to the difference in charge subtracted from each electrode. In most operations though, the B electrode will be at a higher effective potential than the A electrode, so that the charge subtracted from the B electrode due to leakage will be larger and the output charge packet will be attenuated accordingly.
The maximum charge packet which can be handled by this circuit depends on the precharge bias, the device area, the breakdown strength of the oxide, and the breakdown strength of the silicon. It is generally undesirable to have breakdown in the silicon, so that for moderate doping levels, the silicon breakdown strength determines the maximum precharge bias. For lower doping levels, charge transport through the oxide for full buckets becomes the dominant issue. The maximum charge which can be subtracted from the A electrode is approximately equal to the total deep depletion charge under the electrode following the precharge phase. For charge packets exceeding this level, the subsequent fill and spill phases are hampered by the lack of a channel under the A electrode. This maximum input charge in turn determines the maximum output charge according to the relationship expressed by (4) , assuming no gate charge subtraction on the B electrode.
PROTOTYPE DEVICE FABRICATION
In order to demonstrate the operation of the charge packet differencer circuit described above, a prototype device was fabricated in the modest Yale semiconductor processing facility. The devices were fabricated on 2-52 * cm n-type wafers. Diode and channel stop diffusions were performed using a spin-on dopant source. All wet oxidations were carried out at 900°C to reduce oxidation induced silicon defects and suppress bucket dark current [2] . The gate oxide was grown at 1000°C in dry oxygen. . Single level aluminum electrodes separated by submicrometer gaps (typically 0.5 pm) were formed using a shadow evaporation process [3] . Completed devices were scribed and bonded into chip carriers. All device characterization was carried out with the packaged device in a light tight shielded test box.
The gate oxide was determined to be 550 a thick using highfrequency capacitance measurements. The interface trap density near midgap was determined to be approximately 2-3 X 10"/cm2 . eV using a high-low-frequency capacitance technique [4] . The surface doping concentration was 1.0 X loL6/ cm3. Using a pulsed capacitance transient method [5] , the dark current was measured to be in the 10 nA/cmZ range. No fabrication techniques other than wet oxidation temperature reduction and phosphorous doped channel stop gettering [ 6 ] were employed to reduce the dark current. The surface hole This ideal performance surface may be compared to the experimentally measured performance surface shown in Fig.  6 . The prototype device performs well despite its large gcometry. The device begins to exhibit input saturation behavior for input charge packets exceeding a 5.0-V input bucket, which is in quantitative agreement with a saturation level cal- culated using a precharge voltage of -20 V on the A electrode. The output signal voltage (defined as the change in sourcefollower output voltage relative to some reset level) appears to drop below zero for large values of VwB because a dark current generated signal, which depends somewhat on the B electrode charge state, has been already subtracted in Fig. 6 . The linearity is quite good except near the extremes of the transfer characteristic. This rounding effect is due to charge transfer inefficiency during the fill and spill process and is expected t o be eliminated in smaller geometry devices. The linearity of the prototype device in the central part of the transfer characteristic is better than -40 dB measured using the technique of Espley [12] , over a dynamic range (defined for a signal to noise ratio of unity) which exceeds 70 dB. The dynamic range measurement was limited by test station noise whose magnitude was estimated from an oscilloscope trace. The equal primary electrode areas yields excellent balance between the A and B channels with an A channel gain (AV&,/A Vw,) of 0.89 and a B channel gain ( A V O I J , / A V~~) of 0.86, depending slightly on the bias conditions. The overall gain of the differencer is 0.82, in good agreement with the evaluated stray capacitance attenuation factor CYSC using the layout of the prototype device.
The device was also tested in a multiple cycle operation mode, in which the primary electrodes were not recharged between successive output charge packet regeneration cycles. Output signal as a function of A channel metering well voltage is shown in Fig. 7 for 5 regeneration cycles, 1 m s apart. The change in transfer characteristic with regeneration cycle is due to the leakage of charge from the primary electrodes through the reverse biased p-n junctions. Such leakage effects are diminished at higher operating speeds or shorter regeneration cycle times.
The change in transfer characteristic at V~A equal to -8 V is due to the hampering of the fill and spill cycles caused by the saturation effect discussed above. This characteristic demonstrates the feasibility of building a charge packet "copying machine." 1933.
-* * gram to investigate image preprocessing on or just behind the focal plane of an image sensor. In such a system, the charge packet differencer circuit realized in several configurations would form the core of a very compact simple charge-coupled computer arranged in an array format for spatially parallel processing. From this perspective, the results obtained with the prototype device are encouraging. However, it is anticipated that the basic circuit may be useful in other applications where compaction, accuracy, and simplicity are desired.
